

REMARKS

The Office Action of November 17, 2004 has been carefully considered. Reconsideration and allowance in view of the following remarks is respectfully requested.

Claims 1-4 were rejected as being unpatentable over Rivest in view of Sinclair. This rejection is respectfully traversed.


The present invention relates methods and apparatus for minimizing erasures of a memory medium. As recited in claim 1, a logical series of multiple memory locations is identified and is treated in effect as a single logical memory location. A value to be stored is encoded and written initially to a first location in the series. As the value is to be modified to a new value, the new value is encoded taking into account the current encoded value and, if feasible, stored in the current location; if not feasible (i.e., because of code exhaustion), then the encoded new value is written to a next available location; or, if there is no next location available, the contents of the locations in the series are reset.

In Rivest, there is no identification of a logical series of multiple memory locations. A particular location may be rewritten only once. No provision is made for subsequent modification.

Sinclair also fails to teach or suggest the logical series of multiple memory locations performing the functions set forth in claim 1.

Withdrawal of the rejection and allowance of claims 1-4 is respectfully requested.

Respectfully submitted,


Michael J. Ure, Reg. 33,089

Dated: February 8, 2005